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ABSTRACT 
A new integrated circuit switch is being developed using photon coupling to pro- 
vide a transistor output electrically isolated from the driving sources and all other 
terminals of the switch. The Isolation Switch combines a monolithic silicon integrated 
driver circuit supplying bias to a gallium arsenide photo-emitting diode. The emitting 
diode is optically coupled to an electrically-isolated silicon phototransistor. 
The program is divided into two phases: 
Phase I, design and breading of the driver circuit and development of the 
gallium arsenide emitting diode-silicon phototransistor pair. 
Phase 11, integration of the driver circuit and prototype production of the 
complete isolation switch. 
In the first and second quarters of the program under Phase I, the design and 
breadboarding of the driver circuit were substantially completed. The silicon photo- 
transistor, also designed and fabricated, demonstrated the desired current gain and 
breakdown voltage characteristics, but also high leakage currents at high temperatures. 
The latter was  found to be due to inversion layer formation on the transistor surface 
after the GaAs emitting diode w a s  bonded to the transistor with a coupling glass. 
During the third quarter under Phase I, modifications were made to the transistor 
which eliminated the high leakage effects. Additional characterizations were made for 
the phototransistor current gain, the speed and emitting diode biasing for the driver cir- 
cuit, and the bonding glass and encapsulation material. 
This work w;r performed for the Tet Propulsion Laboratory, 
California Institute of Technology, sponsored by the 
National Aeronautics and Space Administration under 
Contrad NAS7-100. 
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SECTION I 
INTRODUCTION 
The transformer function of isolation i s  not available in most integrated circuits , 
because it cannot be effectively provided with the conventional processing techniques 
used. Isolation offers the highly desirable abilities of coupling signals between circuits 
operating at different d-c potentials and minimizing ground-loop currents produced with 
direct connections. Isolation can be achieved in integrated circuits, however, by incor- 
porating a solid-state light emitter-detector pair. Of the available materials, the most 
efficient signal coupling between the optical pair i s  obtained using a GaAs P-N junction 
photo emitting diode with a Si P-N junction detector. The 0 . 9  pm wavelength of light 
emission of the GaAs diode is near the peak response of the Si detector. The process 
technology for the GaAs and Si devices is also highly developed. Using this source- 
These devices include an isolated input transistor, an isolated-gate P-N-P-N- type 
switch, a multiplex switch requiring no driving transformer, and an isolated-input pulse 
amplifier. 
detector system, several types of optically-coupled devices have been fabricated. 1 , 2  
The present contract is concerned with the development of a three-chip isolation 
switch combining a monolithic Si driver circuit, a GaAs emitting diode, and a Si photo- 
transistor. The input to the isolation switch i s  applied to the driver circuit which sup- 
plies bias to the GaAs diode. The emitting diode is coupled with a high-refractive index 
glass to the phototransistor electrically isolated from the driving sources and other ter- 
minals of the switch. This development program is divided into two phases. Phase I is 
concerned with the development of the emitting diode-phototransistor pair and design and 
breadboarding of the driver circuit. Phase I1 consists of integrating the driver circuit in 
a monolithic Si wafer  and fabricating the complete isolation switch. 
In the first two quarters of the program under Phase I, design criteria for the 
circuit w e r e  obtained from measurements of elements similar to those to be used in the 
integrated wafer.  The design and breadboarding of the cirivei- cirzrrit ;.,.ere thes s ~ b s t m -  
tially completed. Phototransistors were also designed and fabricated which demonstrated 
the desired current gain and breakdown characteristics. The phototransistor w a s  design- 
ed to operate with the GaAs emitting diode currently used in the Optoelectronic Pulse 
Amplifier, Texas Instruments type SNX1304. Optical coupling, measured for the emitter- 
detector pair, met the design objectives. An objectionable characteristic of the coupled 
pair  was discovered: that of excessive transistor leakage currents due to the formation 
of inversion layers on the transistor surface under some bias conditions. Several 
, 
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modifications were made to the design of the phototransistor to eliminate the leakage 
effect. 
This report describes work performed during the third quarter under Phase I. 
Phototransistors of the new design were fabricated which displayed the desired low 
leakage characteristics with no inversion layer formation. Also analyzed were the 
current gain characteristics of the phototransistor, the switching speed and emitting 
diode biasing for the driver circuit breadboard, and the characteristics of the bond- 
ing glass and encapsulation material. 
2 
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SECTION I1 
TECHNICAL DISCUSSION 
A. TRANSISTOR EVALUATION 
1. Leakage Characteristics 
A s  described in the second quarterly report3, inversion layers could be 
induced on the collector and base surfaces of the Si phototransistor after the GaAs 
photo emitting diode was bonded to the transistor with a high-refractive-index glass. 
These inversion layers resulted in excessively large leakage currents. State-of-the- 
art technology for eliminating the effects of the inversion layers include the following: 
1) Incorporating an & diffusion (guard-ring) on the collector sur- 
rounding the base. 
Providing a metal ring (field-relief electrode) over the collector 
oxide surrounding the base and contacting the guard ring. 
Increasing the impurity concentration on the surface of the base. 
2) 
3) 
The N+ ring breaks the continuity of the collector inversion layer which would extend 
from the base to the edge of the wafer. The contact ring reduces the electric field on 
the oxide in the region of the collector-base junction, thereby expanding the inversion- 
free collector area. The increased base concentration reduces the probability of forming 
an inversion layer over the base. 
Initial testing to determine if these modifications w e r e  sufficient to eliminate 
the effects of the inversion layers on the leakage characteristics w e r e  conducted on stan- 
dard, commercially available Si transistors. The Texas Instruments type 2N2484 Si 
transistor is fabricated with surface passivation techniques similar to those above. 
Three ot the ZN2484 transistors were fzbrizztec! t...ith stmdard hall-bond connections, and 
GaAs emitting diodes were then bonded to the transistors using a Se-As-S coupling glass. 
These transistors are much smaller than the phototransistor. To prevent shorting of the 
GaAs wafer to the ball-bonded leads on the Si wafer, a glass t h i chess  of about 3 mils 
was  used, compared to 1 to 2 mils used for the phototransistor. Testing conditions w e r e  
the same as those used for studying the leakage characteristics of the phototransistor: 
0 to 100 V applied between the GaAs and Si wafers, a collector-emitter voltage between 
3 and 35 V and an ambient temperature of 100" C. Collector-emitter leakage currents 
. - __ .  
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ICE0 were the same as before the GaAs diodes were mounted. This indicated that inver- 
sion-free leakage characteristics should also be obtained with the modified design of the 
phototransis tor  . 
The new geometry for the phototransistor, incorporating the above features, 
was  described in Figures 4 and 5 of the second quarterly report3. Diffusion masks for 
the new phototransistor were developed and new transistors processed. Leakage tests,  
as described above, were  made for the new phototransistor. Low-valued leakage cur- 
rents were obtained, without instabilities demonstrated previously with inversion layers. 
Distributions of ICE0 at 20 V and 100" C a re  shown in Table I. These include 
results for two batches of phototransistors having the original geometry, type A, and 
four batches having the new geometry, type B. Each tic mark indicates a device having 
an IcEO within the incremental current range indicated. Pr ior  to these leakage measure- 
ments, devices were screened on the slice for a collector-emitter breakdown voltage 
greater than 40 V and, after separation of the transistor dice, the transistors were sorted 
for  common-emitter forward current gain, HFE. There was  no prior test for leakage. 
For the tests,  type A devices did not have GaAs diodes mounted, since this results in 
the inversion layers at higher temperatures. 
The effect of supply voltage on ICEO and collector-base leakage, ICB, at 
100°C is shown in Figure 1 for representative type A and B devices. 
vices shown, HFE ranged between 400 and 500, as measured at VCE = l V, IB = 0. l mA, 
and T = 25°C. For the type B devices, HFE ranged between 300 and 400. A study of 
the results in Figure 1 indicates that ICEO at the specified bias of 20 V is largely inde- 
pendent of HFE as defined above. Rather, IcEO depends on ICB and the particular in- 
fluence of supply voltage. For state-of-the-art silicon small-signal planar transistors , 
ICB leakage typically ranges between 1 to 50 nA at 100" C. This closely agrees with the 
results obtained for the phototransistors, as shown in Figure 1. 
the-art transistors for high temperature storage, high humidity storage, and full power 
operating tests over several thousand hours indicate that for most all units, any increase 
in 'CB 
factor of 4. This information, together with yield figures which can be obtained from 
Figure 1, can be used to establish the maximum acceptable limit for the initial measure- 
ments of ICEO. 
For the type A de- 
Life data of state-of- 
is less than by a factor of 2. In a few cases, the increase is by as much as a 
2. Current Gain Characteristics 
For a GaAs diode current of 22 mA (100" C worst case minimum value), the 
relation between the phototransistor collector currents at 25" C and 100" C are shown in 
Figure 2 for  1 8  GaAs Switches. Included a r e  devices having high and low values of 1 ~ ~ 0 .  
No clear-cut correlation was  observed between the change in IC with temperature and 
'CEO' indicating that the change in HFE with temperature is approximately the same for 
both high and low leakage devices. 
4 
Report No. 03-66-151 
Table I. Distribution of ICEO for Phototransistor Having Initial Geometry (A) 
and New Geometry (B). 
A 
B 
400-500 
500-600 
400-500 
(Slice 1) 
300-400 
(Slice 2) 
300-400 
(Slice 3) 
300-400 
(Slice 4) 
ICEO (PA), VCE = 20 V, T = 100°C 
- 
5 
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Figure 1. Leakage Characterist ics of New (B) and 
Original (A) Geometry Phototransistors 
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30 
0 
Figure 2. Phototransistor Collector Current, IC, For 
GaAs Diode Current of 22 mA. 
IC (100°C) VS. IC (25" C). VCE = 1 V. 
The HFE characteristics at 25" C and 100" C is given as function of IC in 
Figure 3 for representative iow ' 1WKCIgG - -'---- lull" ITT-:+ Q Q \  -nJ high --- 1~g.kage (TJnit 19) devices. 
The fact that Unit 19  has nominally higher HFE is of no particular consequence. Apply- 
ing the 25" C and 100" C values of IC for each device given in Figure 2, the ratio of HFE 
at 100" C to that at 25" C is about 1.50 for both devices. Also from Figure 2, the average 
ratio of IC at 100°C to that at 25" C is 0. 85. The ratio of these values, 0. 85 1. 5 = 0. 57, 
is the ratio of the efficiency of the GaAs diode at 1 00" C to that at 25" C. 
slightly larger  than the nominal value of 1/2 used previously3. 
This is only 
7 
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Figure 3. Current Gain Characterist ics of Phototransistors 
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B. DRIVER CIRCUIT 
1. Speed Measurements 
The switching speed characteristics of the breadboarded driver circuit were 
studied. The supply voltage and the peak input voltage used were 4 . 0  V. For the photo- 
transistor (of the original design), a supply voltage of 20 V and a load of 2 kQ were used. 
Delay (0 to lo’%), r ise  (10 to go’%), storage (100 to go%), and fall (90 to 10%) times were 
measured as a function of capacitance added to, what will be, the common junction of the 
input diodes. Typically, the input diode capacitance is about 3 pF, o r  about 27 pF for 
9 diodes having inputs at a constant potential. Measurements w e r e  made for capacitances 
of up to 200 pF. 
Figure 4 describes the switching times for the voltage across the final col- 
lector resistor which is approximately that for the current in the GaAs diode. Figure 5 
describes the switching times at the collector of the phototransistor. The total rise 
(tD + tR) and total fall (ts + tF) times for the phototransistor of 3 . 6  ps and 39. 6 ps,  re- 
spectively, at C = 27 p F  are well within the maximum specifications of 1 0  ps and 100 ps.  
The rise time of the phototransistor is given approximately by 
‘CB (vCC) 
where CcB is the effective collector-base capacitance during the turn-on transient, V c c  
is the supply voltage, and IX is the effective base current. 
rent in the GaAs diode of 3 1 . 7  mA, IX w a s  measured as 127 pA. The measurement con- 
sisted of shorting the collector and emitter leads and determining the short-circuit 
current between this point and the base lead. The collector-base capacitance at 20 V 
was  measured as 11 PF, but C E  is greater due to the fact that the collector voltage 
varies between 20 V and about 0 V during the switching transient, and capacitance in- 
creases with decreasing voltage. Using the measured tR = 2 . 2  ps,  we obtain 
For the particular peak cur- 
14 pF. 
The fall time of the phototransistor is given approximately by 
/ 
where HFE is the current gain, RL is the load resistance, and yB is the effective C-B 
capacitance during the turn-off transient. 
we calculate (for RL = 2 kS2) 
For the measured tF = 3 2 . 0  ps and HFE = 485 ,  
9 
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Figure 4. Switching Times at Driver Circuit Final Collector 
Resistor vs. Loading Capacitance. 
w e  calculate (for RL = 2 kQ) 
-’ CB - 1 5 p F .  L 
4 Analysis of the effective capacitances for  the rise and fall transients, with 
the assumption of a cube-law C-V relationship, indicates CCB = 1.31 CCB, where CCB 
is the value at 20 V. Thus CCB = 1.31 (11 pF) = 14.4 pF. Similarly 
-
/ -
CCB = 1.55 CCB = 17 pF. 
These are fairly close to the previous values of 14 pF and 15 pF, respectively. 
10 
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Figure 5. Phototransistor Switching Times vs. Driver 
Circuit Loading Capacitance 
Additional speed measurements w e r e  made on the driver circuit breadboard 
using a diffused resistor b e k e e n  the power supply and base of the first transistor. The 
resistor consisted of one 1 7  kQ or  2 series-connected 1 7  k52 resistors from the Texas 
Instruments type SNX1304. Effects for other (diffused) driver circuit resistors are ex- 
pected to be negligible. 
For  large additional capacitance applied to, what will be, the common junc- 
tion of the input diodes, the delay and rise times of collector current in the driver circuit 
final transistor w e r e  found to be proportional to the resistance, regardless of whether 
the resistor was  diffused o r  carbon-composition types. For small additional capacitance, 
delay and r i se  times at the transistor collector w e r e  slightly larger,  which can be 
11 
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accounted for simply by the capacitance of the diffused resistors. Time values were 
proportional to the resistance (and capacitance) value of the diffused resistors. hdi-  
cated delay and rise times with a 27 k diffused resistor are 360 and 180  ns, respectively, 
compared to 1 8 0  and 120  ns for the 27 k carbon resistor. Storage and fall times were  the 
same for both resistance types. 
For the switching times at the collector of the phototransistor, the delay 
time for  the diffused resistor was about 600 ns and 900 ns for the 17 kQ and 34 kS2 values, 
compared to 700 ns  for the 27 k carbon resistor. Rise ,  storage, and fall times were 
identical for both types. 
In conclusion, the distributed capacitance of the large value resistor in the 
driver circuit should have only a small effect on the switching time characteristics of 
the complete isolation switch. 
For the modified phototransistor design, C c B  - 1 5  pF, compared to the value 
of 11 pF for devices of the original geometry used in the previous measurements. U s e  
of the new transistor should affect only the rise and fall times measured at the output of 
the phototransistor. 
capacitance ratio of about 1 . 3 6 ,  as described in Eq. (1) and (2). The total rise and total 
fall times for the new transistor would be about 4.4  ps and 51 ps,  respectively, compar- 
ed to the maximum specifications of 1 0  ps and 100  ps. 
For the same values of HFE, both times should increase by the 
2. Light Emitting Diode Current 
Measurements were made of the current available for the GaAs diode in the 
driver circuit breadboard as a function of input voltage at -20, 25, and 100" C with supply 
voltages of 3 . 5  and 4 . 5  volts. The results are shown in Figure 6 and 7 ,  with the resistor 
values indicated (see Figure 5,  first quarterly report 5 ). 
C. COUPLING GLASS AND EPOXY ENCAPSULATION 
The glass bonding medium used between the GaAs and Si wafers of the GaAs Switch 
is chosen according to its overall performance considering the following desired 
characteristics: 
1) 
2) 
3) 
4) 
5) 
High refractive index relative to that of GaAs ( 3 . 6 )  and Si (3 .4j .  
Good mechanical adhesion to GaAs and Si. 
Good thermal expansion match to GaAs and Si. 
High transparency to wavelength of emitter. 
Bonding temperature compatible with fabrication and reliability. 
1 2  
. 
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These are highly restrictive requirements. Only a few types of glasses can be 
considered. The glass which, to date, has been found to best satisfy the requirements 
i s  in the Se-As-S family. The bonding operation is performed at approximately 210°C 
Tests were made to evaluate softening within the operating and storage temperature ex- 
tremes of the GaAs Switch. At 100°C,  the glass is only moderately soft, demonstrating 
no tendency to flow. However, there is some question as to whether this would be suf- 
ficient at this temperature in a highly vibrating environment. For this reason, encap- 
sulation is desirable. At 150°C,  the glass i s  fairly soft with some tendency to flow. The 
good wetting characteristics and surface tension of the glass tends to hold the wafers in 
stable positions at 150" C. Encapsulation can also ensure structural integrity at this 
temperature. 
The coupling glasses tested tend to have about the same temperature range (A T) 
for satisfactory operating. The above glass previously exhibited highly stable low tem- 
perature coupling characteristics to below -55°C and i s  presently used in the SNX1304. 
Other glasses have shown tendencies of fracturing at the low temperature extremes, 
causing some variance in the coupling on temperature cycling. 
The encapsulation used in the SNX1304 is a proprietary epoxy compound which 
wets the wafers, coupling glass and glass in the bottom of the header. The epoxy 
is cured to a very rigid state. It is quite firm at 100" C; at 150" C, when deformed 
under high pressure, it is elastic. 
Tests show that application of this epoxy directly on the entire surface of the 
phototransistor results in no increase in high temperature leakage. 
The Se-As-S glass and epoxy encapsulation a re  a highly desirable combination fo r  
the GaAs Switch. 
1 5  
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